Digital Electronics [GATE (Graduate Aptitude Test in Engineering) Instrumentation]: Questions 40 - 43 of 51

Access detailed explanations (illustrated with images and videos) to 85 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 100.00 -OR-

How to register? Already Subscribed?

Question 40

Digital Electronics

Appeared in Year: 2014

Question

MCQ▾

For the op-amp shown in the figure, the bias currents are and . The values of the input bias current () and the input offset current () are:

An Operational Amplifier with Two Inputs

Choices

Choice (4)Response

a.

b.

c.

d.

Question 41

Appeared in Year: 2013

Question

MCQ▾

In the circuit shown below, has negligible collector – to – emitter saturation voltage and the diode drops negligible voltage across if under forward bias. If is + 5V, and are digital signals with 0 V as logic 0 and as logic 1, then the Boolean expression for Z is

The Circuit Consisting Transistor, Diode and Resistors

Choices

Choice (4)Response

a.

b.

c.

d.

Question 42

Appeared in Year: 2014

Question

MCQ▾

In the microprocessor controlled measurement scheme shown in the figure, is the unknown resistance to be measured, while and are known. Is charged from voltage to (by a constant DC voltage source ) , once through in seconds and then discharged to . It is again charged from voltage to through in seconds.

The Microprocessor Interfaced with Analog Interface

If then,

Choices

Choice (4)Response

a.

b.

c.

d.

Question 43

Appeared in Year: 2012

Question

MCQ▾

The state transition diagram for the logic circuit shown is

The Logic Circuit Consisting of D Flip-Flop & 2 to1 Multiplexer

Choices

Choice (4)Response

a.

The State Transition Diagram for the Logic Circuit: Choice A

b.

The State Transition Diagram for the Logic Circuit: Choice B

c.

The State Transition Diagram for the Logic Circuit: Choice C

d.

The State Transition Diagram for the Logic Circuit: Choice D

Developed by: