# Digital Circuits [GATE (Graduate Aptitude Test in Engineering) Electronics]: Questions 171 - 176 of 271

Access detailed explanations (illustrated with images and videos) to 1176 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 450.00 -OR-

How to register? Already Subscribed?

## Question 171

Digital Circuits
Latches and Flip-Flops

Appeared in Year: 2013 (UGC-NET)

### Question

MCQ▾

Latch is a (June)

### Choices

Choice (4)Response

a.

D flip-flop

b.

T flip-flop

c.

JK flip-flop

d.

Master-slave JK flip-flop

## Question 172

Digital Circuits
Sample and Hold Circuits, ADCs and DACs

Appeared in Year: 2013 (UGC-NET)

### Question

MCQ▾

Identify the fastest analogue to digital converter (June)

### Choices

Choice (4)Response

a.

Successive approximation

b.

Parallel conversion

c.

Dual-slope integration

d.

Ramp conversion

## Question 173

Digital Circuits
Boolean Algebra, Minimization of Functions

Appeared in Year: 2013 (UGC-NET)

### Question

MCQ▾

Consider the following logic families: (June)

1. MOS

2. TTL

3. RTL

4. ECL

The correct sequence of the logic families in the order of their increasing noise margin is

### Choices

Choice (4)Response

a.

4,3, 1,2

b.

3,4, 2,1

c.

3,4, 1,2

d.

4,3, 2,1

## Question 174

Digital Circuits
Sample and Hold Circuits, ADCs and DACs

Appeared in Year: 2013 (UGC-NET)

### Question

MCQ▾

The ladder network used in D/A converter is (June)

### Choices

Choice (4)Response

a.

R – R ladder

b.

R – 2R ladder

c.

R – C ladder

d.

## Question 175

Digital Circuits
Boolean Algebra, Minimization of Functions

Appeared in Year: 2013 (UGC-NET)

### Question

MCQ▾

Consider the following logic families: (June)

1. MOS

2. CMOS

3. DTL

4. TTL

The correct sequence of power dissipation in increasing order is given by

### Choices

Choice (4)Response

a.

2,1, 4,3

b.

1,2, 3,4

c.

1,2, 4,3

d.

2,1, 3,4

## Question 176

Digital Circuits
Logic Gates and Their Static CMOS Implementation

Appeared in Year: 2013 (UGC-NET)

### Question

Assertion-Reason▾

### Assertion(Ꭺ)

The race hazard problem does not occur in combinational circuits. (June)

### Reason(Ꭱ)

The output of a combinational circuit depends upon present inputs only.

### Choices

Choice (4)Response

a.

Both Ꭺ and Ꭱ are false

b.

Both Ꭺ and Ꭱ are true and Ꭱ is the correct explanation of Ꭺ

c.

Ꭺ is true but Ꭱ is false

d.

Ꭺ is false but Ꭱ is true

Developed by: