Digital Circuits [GATE (Graduate Aptitude Test in Engineering) Electronics]: Questions 162 - 164 of 271

Access detailed explanations (illustrated with images and videos) to 1176 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 450.00 -OR-

How to register? Already Subscribed?

Question 162

Digital Circuits
Arithmetic Circuits, Code Converters, Multiplexers, Decoders and PLAs

Appeared in Year: 2018 (UGC-NET)

Question

Assertion-Reason▾

Assertion(Ꭺ)

A multiplexer (MUX) is a device which selects one of the many inputs to a single output. (December)

Reason(Ꭱ)

A digital multiplexer is a sequential circuit that selects binary information from one of the many input lines and directs it to a single output line.

Choices

Choice (4)Response

a.

Both Ꭺ and Ꭱ are true and Ꭱ is the correct explanation of Ꭺ

b.

Both Ꭺ and Ꭱ are false

c.

Ꭺ is true but Ꭱ is false

d.

Ꭺ is false but Ꭱ is true

Question 163

Digital Circuits
Architecture

Appeared in Year: 2016 (UGC-NET)

Question

Assertion-Reason▾

Assertion(Ꭺ)

Ready pin of 8086 microprocessor is used to introduce wait states.

Reason(Ꭱ)

Because the and ALE signals are not available directly from the processor in maximum mode.

Choices

Choice (4)Response

a.

Both Ꭺ and Ꭱ are true but Ꭱ is NOT the correct explanation of Ꭺ

b.

Ꭺ is true but Ꭱ is false

c.

Ꭺ is false but Ꭱ is true

d.

Both Ꭺ and Ꭱ are true and Ꭱ is the correct explanation of Ꭺ

Question 164

Digital Circuits
Architecture

Appeared in Year: 2016 (UGC-NET)

Question

MCQ▾

The 8085 enters into bus idle machine cycle whenever

(1) INTR interrupt is recognized

(2) RST is recognized

(3) When content of register B is 00h

(4) DAD rp instruction is executed

Choices

Choice (4)Response

a.

(2) and (4) are correct

b.

(3) and (4) are correct

c.

(2) and (3) are correct

d.

(1) and (3) are correct

Developed by: