Analog Circuits [GATE (Graduate Aptitude Test in Engineering) Electronics]: Questions 216 - 219 of 249

Access detailed explanations (illustrated with images and videos) to 1176 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 450.00 -OR-

How to register? Already Subscribed?

Question 216

Analog Circuits
Clipping, Clamping and Rectifiers

Appeared in Year: 2015

Question

MCQ▾

In the circuit shown, diodes and , are ideal, and the inputs and are ‘’ for logic ‘’ and ‘’ for logic ‘’ . What logic gate does the circuit represent?

The Logic Gate Does the Circuit Represent

Choices

Choice (4)Response

a.

3 input OR gate

b.

3 input NOR gate

c.

3 input XOR gate

d.

3 input AND gate

Question 217

Analog Circuits
Criterion for Oscillation, Single-Transistor and Opamp Configurations

Appeared in Year: 2019

Question

Numeric Answer▾

In the circuit shown, is a square wave of period, with R = 500 Ω and . The capacitor is initially uncharged at , and the diode is assumed to be ideal. The voltage across the capacitor at is equal to ________volts (rounded off to one decimal place) .

Square Wave of Period

Question 218

Analog Circuits
Active Filters

Appeared in Year: 2017

Question

MCQ▾

The signal , where t is in seconds, is sampled at a rate of 9000 samples per second. The sampled signal is the input to an ideal lowpass filter with frequency response as follows:

What is the number of sinusoids in the output and their frequencies in ?

Choices

Choice (4)Response

a.

b.

c.

d.

Question 219

Appeared in Year: 2019

Question

Numeric Answer▾

In the circuit shown, the threshold voltages of the and transistors are both equal to . All the transistors have the same output resistance of 6 MΩ. The other parameters are listed below:

The Threshold Voltage

and are the carrier mobilities, and is the oxide capacitance per unit area. Ignoring the effect of channel length modulation and body bias, the gain of the circuit is________ (rounded off to 1 decimal place) .

Developed by: