GATE Electronics: Questions 14 - 17 of 185

Get 1 year subscription: Access detailed explanations (illustrated with images and videos) to 185 questions. Access all new questions we will add tracking exam-pattern and syllabus changes. View Sample Explanation or View Features.

Rs. 150.00 or

Question number: 14

» Digital Circuits » 8-Bit Microprocessor (8085) » Architecture

Appeared in Year: 1997

MCQ▾

Question

The following instructions have been executed by an 8085 microprocessor, from which address will the next instruction be fetched?

Address and instructions are given for the question

Table showing the Address and instructions are given for the question

ADDRESS

INSTRUCTION

6010

LXI H, 8A, 79 H

6013

MOV A, L

6015

ADD H

6016

DAA

6017

MOV H, A

6018

PCHL

Choices

Choice (4) Response

a.

6979

b.

6379

c.

6019

d.

None of the above

Question number: 15

» Digital Circuits » Number Systems; Combinatorial Circuits » Boolean Algebra, Minimization of Functions

Appeared in Year: 1998

MCQ▾

Question

The K-map for a Boolean function is shown in figure. The number of essential prime implications for this function is,

 K-MAP for the Boolean function

K-MAP for the Boolean Function

The K-map for one kind of Boolean function.

Choices

Choice (4) Response

a.

8

b.

5

c.

4

d.

6

Question number: 16

» Digital Circuits » 8-Bit Microprocessor (8085) » Architecture

Appeared in Year: 2003

MCQ▾

Question

In an 8085 microprocessor, the instruction CMP B has been executed while the content of the accumulator is less than that of register B. As a result

Choices

Choice (4) Response

a.

Carry flag will be rest but Zero flag will be set

b.

Carry flag and Zero flag will be rest

c.

Carry flag and Zero flag will be set

d.

Carry flag will be set but Zero flag will be reset

Question number: 17

» Digital Circuits » Number Systems; Combinatorial Circuits » Arithmetic Circuits, Code Converters, Multiplexers, Decoders and PLAs

Appeared in Year: 1997

MCQ▾

Question

The decoding circuit shown in the given figure has been used to generate the active low chip select signal for a microprocessor peripheral. (The address lines are designated as A0toA7 for IO addresses)

The decoding circuit for the chip select

The Decoding Circuit for the Chip Select

The figure contains ex-or and NAND gate to select the chip of microprocessor.

The peripheral will correspond to IO addresses in range,

Choices

Choice (4) Response

a.

60Hto63H

b.

70Hto73H

c.

30Hto33H

d.

A4toA7H

Sign In