GATE (Graduate Aptitude Test in Engineering) Electronics: Questions 106 - 110 of 1076

Access detailed explanations (illustrated with images and videos) to 1076 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 450.00 -OR-

How to register? Already Subscribed?

Question 106

Appeared in Year: 2000

Question

MCQ▾

The number of hardware interrupts (which require an external signal to interrupt) present in an 8085 microprocessor are

Choices

Choice (4)Response

a.

1

b.

5

c.

13

d.

4

Question 107

Sample and Hold Circuits, ADCs and DACs

Appeared in Year: 2000

Question

MCQ▾

An 8 bit successive approximation analog to digital communication has full scale reading of 2.55 V and its conversion time for an analog input of 1 V is 20 ms. The conversion time for a 2 V input will be

Choices

Choice (4)Response

a.

10 ms

b.

50 ms

c.

40 ms

d.

20 ms

Question 108

Sample and Hold Circuits, ADCs and DACs

Appeared in Year: 2002

Question

MCQ▾

If the input to the ROM in the figure are 8 4 2 1 BCD numbers, then the outputs are,

BCD to Decimal Decoder with the Four Outputs

Choices

Choice (4)Response

a.

Excess - 3 code numbers

b.

2 4 2 1 BCD numbers

c.

Gray code numbers

d.

Question does not provide sufficient data or is vague

Question 109

Appeared in Year: 2005

Question

MCQ▾

The present output of an edge triggered JK flip-flop is logic 0. If , then

Choices

Choice (4)Response

a.

Cannot be determined

b.

Will rave around

c.

Will be logic 0

d.

Will be logic 1

Question 110

Arithmetic Circuits, Code Converters, Multiplexers, Decoders and PLAs

Appeared in Year: 2012

Question

MCQ▾

The state transition diagram for the logic circuit shown is

The Logic Circuit Consisting of D Flip-Flop &2 to 1 Multiplexer

Choices

Choice (4)Response

a.

The State Transition Diagram for the Logic Circuit: Choice A

b.

The State Transition Diagram for the Logic Circuit: Choice B

c.

The State Transition Diagram for the Logic Circuit: Choice C

d.

The State Transition Diagram for the Logic Circuit: Choice D

Developed by: