GATE (Graduate Aptitude Test in Engineering) Electronics: Questions 1025 - 1030 of 1076

Access detailed explanations (illustrated with images and videos) to 1076 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 450.00 -OR-

How to register? Already Subscribed?

Question 1025

Mid-Frequency Small Signal Analysis and Frequency Response

Appeared in Year: 2017

Question

MCQ▾

The miller effect in the context of a common emitter amplifier explains

Choices

Choice (4)Response

a.

A decrease in the low-frequency cutoff frequency

b.

A decrease in the high-frequency cutoff frequency

c.

An increase in the low-frequency cutoff frequency

d.

An increase in the high-frequency cutoff frequency

Question 1026

Eigen Values and Eigen Vectors

Appeared in Year: 2015

Question

Numeric Answer▾

The value of p such that the vector is an eigenvector of the matrix is …

Question 1027

Appeared in Year: 2016

Question

Numeric Answer▾

The amplitude of a sinusoidal carrier is modulated by a single sinusoid to obtain the amplitude modulated signal The value of the modulation index is …

Question 1028

Autocorrelation and Power Spectral Density

Appeared in Year: 2016

Question

Numeric Answer▾

Two random variables X and Y are distributed according to

The probability

Question 1029

Appeared in Year: 2016

Question

Numeric Answer▾

An ideal op-amp has voltage source connected to the non-inverting input and connected to the inverted input as shown in the figure below . The voltage volts respectively. As N approaches infinity, the output voltage (in volt) is …

The Output Voltage

Question 1030

Logic Gates and Their Static CMOS Implementation

Appeared in Year: 2017

Question

MCQ▾

In the latch circuit shown, the NAND gates have non-zero, but unequal propagation delays. The present input condition is: , If the input condition is changed simultaneously to , the outputs X and Y are

The Latch Circuit Shown, the NAND Gates

Choices

Choice (4)Response

a.

b.

Either or

c.

Either or

d.

Developed by: