GATE (Graduate Aptitude Test in Engineering) Electronics: Questions 5 - 9 of 1076

Access detailed explanations (illustrated with images and videos) to 1076 questions. Access all new questions- tracking exam pattern and syllabus. View the complete topic-wise distribution of questions. Unlimited Access, Unlimited Time, on Unlimited Devices!

View Sample Explanation or View Features.

Rs. 450.00 -OR-

How to register? Already Subscribed?

Passage

In the following circuit, the comparators output is logic “1” if and is logic “0” otherwise. The D/A conversion is done as per the relation,

Volts, where are the counter outputs. The counter starts from the clear state.

The Circuit Consists of DAC, Comparator, up Counter, Binary

Question 5 (1 of 2 Based on Passage)

Sample and Hold Circuits, ADCs and DACs

Appeared in Year: 2008

Question

MCQ▾

The magnitude of the error between and at steady state in volts is

Choices

Choice (4)Response

a.

0.3

b.

0.5

c.

0.2

d.

1.0

Question 6 (2 of 2 Based on Passage)

Sample and Hold Circuits, ADCs and DACs

Appeared in Year: 2008

Question

MCQ▾

The stable reading of the LED displays is

Choices

Choice (4)Response

a.

06

b.

13

c.

12

d.

07

Question 7

Appeared in Year: 2004

Question

MCQ▾

In the modulo-6 ripple counter shown in figure, the output of the 2- input gate is used to clear the J-K flip-flop The 2-input gate is

The Modulo-6 Ripple Counter Using J-K Flip-Flop

Choices

Choice (4)Response

a.

An OR gate

b.

A NOR gate

c.

An AND gate

d.

A NAND gate

Question 8

Logic Gates and Their Static CMOS Implementation

Appeared in Year: 2011

Question

MCQ▾

The logic function implemented by the circuit below is (ground implies a logic “0” )

The Logic Circuit Consisting 4 to 1 Multiplexer

Choices

Choice (4)Response

a.

b.

c.

d.

Question 9

Appeared in Year: 2003

Question

MCQ▾

In the circuit shown in the figure, A is parallel-in, parallel-out 4 bit register, which loads at the rising edge of the clock C. The input lines are connected to a 4 bit bus, W. Its output acts at input to a ROM whose output is floating when the input to a partial table of the contents of the ROM is as follows

The Table Contains Data and Address
Data00111111010010101011100000101000
Address02468101114

The clock to the register is shown, and the data on the W bus at time is 0110. The data on the bus at time is

A is Parallel-In, Parallel-Out 4 Bit Register with ROM

Choices

Choice (4)Response

a.

1000

b.

1011

c.

0010

d.

1111

Developed by: