Computer Organization and Architecture-Instruction Pipelining, Cache and Main Memory (GATE Computer Science): Questions 1 - 3 of 3

Get 1 year subscription: Access detailed explanations (illustrated with images and videos) to 913 questions. Access all new questions we will add tracking exam-pattern and syllabus changes. View Sample Explanation or View Features.

Rs. 450.00 or

Question number: 1

» Computer Organization and Architecture » Instruction Pipelining, Cache and Main Memory

MCQ▾

Question

Which part interprets program instructions and initiates control operations?

Choices

Choice (4) Response

a.

input

b.

logic unit

c.

Control unit

d.

All of the above

Question number: 2

» Computer Organization and Architecture » Instruction Pipelining, Cache and Main Memory

MCQ▾

Question

The address space 8086 CPU is

Choices

Choice (4) Response

a.

256 kilobyte

b.

one megabyte

c.

64 byte

d.

All of the above

Question number: 3

» Computer Organization and Architecture » Instruction Pipelining, Cache and Main Memory

MCQ▾

Question

Which is responsible for all the outside world communication by the microprocessor:

Choices

Choice (4) Response

a.

PIU

b.

BIU?

c.

TIU

d.

None of the above

f Page
Sign In